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RESEARCH OBJECTIVES
The fundamental problem of the transmission of information is divided in two parts.
The first can be described loosely as the task of eliminating redundancy in natural
messages - for instance, in speech and in pictures - in order to achieve an economical
representation. This has been called the problem of bandwidth compression. The
second can be described loosely as the operation of putting redundancy into an economi-
cally represented message in order to match it to a noisy channel and to improve the
reliability of communication in the presence of random disturbances. These two aspects
of the problem are intimately related to the two fundamental results of information
theory.
In both of these tasks, switching theory is needed to implement the required coding
and decoding devices; however, it is our feeling that there are more fundamental rela-
tionships between switching theory and information theory. On the one hand, there are
questions arising from tracing information flow in switching networks, and defining such
networks as information-lossless or information-lossy. On the other hand, there are
strong connections between the problem of sending correct information over a noisy
channel and the problem of building reliable switching devices from unreliable compo-
nents. These are the reasons that led to the merging last year of the switching theory
and information theory groups of this Laboratory.
Of necessity, a full investigation of the properties of switching circuits must be
undertaken before we shall know which of these properties should be exploited to make
coders for the transmission of information. During the past year a study of the special
properties of linear switching circuits began, and some means for their orderly realiza-
tion were found. These linear circuits are especially promising because they are
information-lossless and because their force-free responses form a set of multiple-
error correcting codes and are nearly noiselike in their correlation properties.
A way of designing switching circuits from elements having one particular kind of
unideal behavior was found last year and described in a paper, "The Design and Use of
Hazard-Free Switching Networks" (presented at the A. C. M. meeting, September 1955).
In this paper it was shown that lack of equality in the reaction times of several switching
elements that are controlled by a single switching signal could be compensated for by
additional paralleled elements with proper control. Success in solving this problem
leads us to hope for the achievement of ways of compensating for other kinds of unideal
behavior.
Research on the measurement of probability distributions of picture intensities was
completed last year and will be reported in two forthcoming technical reports (No. 296,
by J. Capon, and No. 302, by J. C. Stoddard). Further measurements of the statistics
of pictures and efforts at bandwidth compression continue. A new program of research
on picture processing has been undertaken. The objective of this program is to treat
pictures in such a way that detail is reduced without displeasing the observer (for
example, by eliminating photographic grain and still leaving sharp edges). This work
will include the examination of the effect on two-dimensional signals of some operations,
such as filtering, clipping, and noise-suppression, which are already familiar in their
application to one-dimensional time functions.
Two devices for speech compression are under investigation. One is a modified
vocoder, designed by MUller (Quarterly Progress Report, April 15, 1954, p. 46) the
construction and testing of which are being completed. The other is a device that trans-
mits only one pitch-period of a speech waveform and repeats it several times at the
receiver. Some results from the second of these devices, and perhaps from the
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first, should be forthcoming.
Work on coding for noisy channels continues. During the past year there was
an appreciable amount of progress in the theory of this field, in relating the transmis-
sion rate, the channel capacity, the error probability of received messages, and the
permissible time delay in coding and decoding. The task of constructing coders and
decoders, generally speaking, remains difficult, but for one kind of channel, the erasure
channel, it is becoming manageable. The possibility of making use of the erasure
channel to combat the fading problem in scatter transmission is being investigated.
P. Elias, D. A. Huffman
A. TIME-VARYING LINEAR BINARY CIRCUITS
Binary circuits synthesized from modulo-two adders and unit delays that may contain
feedback loops have been shown to be information-lossless networks and to exhibit
response properties similar to those of conventional linear electric networks (1).
Perhaps their most interesting characteristic is the possibility of exciting in them
force-free, steady-state periodic outputs. These outputs correspond to the nondecaying
steady-state responses of an electrical filter composed only of inductances and capaci-
tances.
A more general class of linear binary circuits utilizes not only delays and modulo-
two adders but also a "commutator" element. The latter element is represented in
Fig. XII-1. Its input is connected to each one of N outputs once every cycle of N units
of time. We define alternately N corresponding multiplicative operators C , C 1 , C ....
C , CN- 2 CN-1 so that only one at a time is equal to unity and so that C j+1 = 1 just
one unit of time after C. 1. (Note also that C = 1 one time unit after C N - 1 = 0.) Thus,
C 0 if j k
The product of operators C. and D (Dq is a delay of q time units) represents a cas-
cading of the corresponding circuit elements. It may be reasoned physically (see
Fig. XII-2) that C.D q  D C. because the binary signal D C.X cannot possibly equal
J th 3
unity unless the commutator wiping arm is in the (j+q) position. (Since the commu-
tator arm starts another cycle after the (N-l) position, the number j + q must be con-
sidered to have been taken modulo N.)
cIX
X
X DX CjDX
C D X
x----4 .r j C j X [ -n DqI C, X = C D I X
CN-2X i I -
Fig. XII-1. A "commutator element." Fig. XII-2. Illustrating that CD q DC
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x o + D + z X
Fig. XII-3. Circuit realization of Fig. XII-4. Realization of
Z = X + D(Z + CoX). Z 2 30oX = C +C D+C D +C D.X o 1 2 3
The terminal description of a time-varying linear binary circuit can be accomplished
by means of a transfer function written as the ratio of two polynomials in the delay oper-
ator D and whose coefficients are C operators. Particular care must be taken in the
algebraic synthesis procedure, since the C operators form a "ring" (the cancellation
law does not always hold) and the order of forming products is important.
The equations below represent steps in the complete synthesis of a typical circuit.
The derived circuit diagram is given in Fig. XII-3. The circuit has a "behavior-period"
of two units of time; thus there are only two C operators: C and C . The transfer
ratio is to be
2
z C0 D +D+CZ o 2
X C D 3 +C D 2 +I
o 1
which may be reduced to
C 1  + D +D+ I)(CD 2 + D + C 1  C1 D + C 1  C(D+I)
X 3 D+I -D+I
C 1 D
2 + D + I) (CoD3 + C I D
2 + I)
(the common right-factor (D+I) may not be cancelled!) and
Z = DZ + C1DX + X = X + D(Z + CoX)
Time-varying circuits of this class can be information-lossy, and for this reason
may not have inverses. Their responses to input impulses need not be periodic (as in
the circuits of ref. 1) but may actually terminate after a finite interval of time.
The algebra of time-varying binary circuits allows us to express in compact form
procedures that are likely to be useful in the coding of information to be transmitted
through noisy binary channels. For instance, a circuit that takes every fourth input and
repeats it four times has a transfer ratio
Z 2 3Z C +C D+CD +CD
X o 1 2 3
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We can show algebraically that only one delay element is necessary for synthesis. Thus,
C CD+C
Z=C +C D+C D +C D= +C +C )D+ +C 3 )D+IX o 1 2 3 (C 1 +C +C 3) D + I (C2 3) D + I
The last ratio can be realized in the form given in Fig. XII-4.
D. A. Huffman
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B. DESIGN OF LINEAR SEQUENCE FILTERS FOR ARBITRARY
IMPULSE RESPONSE
The discussion that follows demonstrates that any single-input, single-output, non-
time-varying linear sequence filter can be synthesized from delay elements and modulo-
two adders only. A similar conclusion holds for (possibly) time-varying circuits,
including those that have more than one input and more than one output.
We consider that a linear sequence filter is completely specified if its response to
an input sequence that contains but a single "1" symbol (the "impulse") is given. In
order for the filter to be physically realizable the l's in the response sequence cannot
occur before the input "impulse" occurs. Furthermore, if the response is to be that
of a finite filter the impulse response must ultimately become zero or become periodic
with a finite period. As an example, note th t t e arbitrarily pecified i pulse r s onse, Z
As an example, note that the arbitrarily specified impulse response, Z , of
Fig. XII-5 can be resolved into two parts.
X*: --- 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0---
Z*---0000 100100 1 1001 1001 1001 I ---
Z*: --- 0 00,1 00 11 00 1, 1 00 I,1 00 II 00 1,1---
Z* --- 0 0 0 I I 0 0 0 0 0 0 0 0 0 o 0 0 o00 0---
Fig. XII-5. Resolution of an impulse
response into periodic and
transient components.
a consequence of a subfilter (Fig. XII-6b)
a single feedback path and produces from
One of these (Z ) is the ultimately periodic
P
response behavior extended back to the
time of the input impulse. The other com-
ponent (Z ) is the transient part of thet
response and is chosen so that Zp +Z = Zp t
The transient impulse-response (Z )
can be considered a consequence of a sub-
filter that has feed-forward paths only and
of the form given in Fig. XII-6a. The
periodic response (Z ) can be consideredp
that is resolved into two parts: the first has
the input impulse a train of I's at equally
spaced intervals equal to the ultimate repetition period of the response; the second
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~qa~ ___ _ I I -- I --- Iraab
(XII. PROCESSING AND TRANSMISSION OF INFORMATION)
X 
Z I + D + D 3)
z l(a)+D+D)X(a)
*-x
_X
I+D+D
X Z
I + D
(C)
Fig. XII-6. Synthesis of a binary filter to meet impulse response specifications.
Fig. XII-7. Chain realization of a binary sequence filter.
produces, from each 1 symbol put into it, a finite response equal to the (repeated)
typical cycle of the ultimate response.
The composite filter that has the desired impulse response is given in Fig. XII-6c.
This filter will not, in general, be economical in. its use of delay elements. The fol-
lowing algebraic simplification procedure and the final circuit of Fig. XII-7 are one
further example of the usefulness of an algebra of polynomials in a delay operator:
Z 3 I+D 3X II+D+D +X I+D 4
Z D(I + D 3 + D 4 + D )
X
I+ D4
Z D(I + D + D 2 + D4 + D
5)
X I + D + D D3
I+D+D2+D 3
Z + DX = DZ + D - DX + D Z + D 2  + DX + D 4 D DX + D 5 DX
Z + DZ = D fZ + DX + D fZ + DX + D fZ + D fDX + D"- DX}}}1
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The design of the more general multi-input, multi-output, time-varying circuit will
be the subject of a forthcoming paper, "An Algebraic Synthesis Procedure for Linear
Binary Sequence Filters." The effect of a single input digit at one of the inputs of such
a filter may be "smeared" over the various output sequences in an arbitrarily specified
manner, hence it will be foreseen that such filters (especially when the number of out-
puts exceeds the number of inputs) may be particularly useful in the redundant coding
of information so that it will be less vulnerable when transmitted through noisy channels.
D. A. Huffman
C. TIMING CONSIDERATIONS IN CLOCKED SWITCHING CIRCUITS
In a sequential switching circuit, either clocked or synchronous, the problem of race
conditions is solved by permitting changes of state to occur only during certain limited,
and generally periodic, time intervals defined by pulses generated for this purpose. To
secure reliable system operation certain constraints must be satisfied by relevant
circuit parameters, the duration and period of the clock pulses, and the tolerances
involved. In the discussion of these relations an idealized model of a clocked system
will be used and a procedure for obtaining the maximum operating speed will be
developed.
Figure XII-8 shows the kind of system that is being studied. The box outlined by
dotted lines can be considered one of several binary memory elements that can be
realized physically in many different ways.
The system operates as follows. Between clock pulses there is no output and
there is no connection between the combinational circuit and the inputs to the memory
elements. The local feedback loop around each amplifier holds the output of the corre-
sponding D1 constant. When a clock pulse (CP) arrives, the combinational circuit
operates on both the system input (assumed to be at the proper level when the CP goes
on) and the output of the memory to produce both the system output and a set of input
states fed to the memory elements through the multiplier gates controlled by the clock
pulses. The delays D 1 and D 2 keep the memory output from changing while the CP is
on. (D 2 alone would suffice; D 1 is the unavoidable delay associated with the amplifier.)
Notice that in this mode of operation the delays serve a secondary purpose, the princi-
pal storage function being accomplished by the feedback loop.
The symbols used are as follows: TD1 TDZ, and T c represent the average values
of the delays, D 1 and D 2 , and the CP width, respectively. The minimum allowable time
between leading edges of adjacent clock pulses is T p. The maximum normalized devia-
tions of D1 , D 2 and the pulsewidth are designated ED 1 , EDZ2 and E c , respectively.
For example, the delays D 1 are assumed to be within the range from TD1(1 - ED1) to
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Fig. XII-8. Clocked sequential circuit.
TDl(1 + ED1) under all conditions. Obviously, the E's must lie between zero and one.
It is appropriate to inquire what relations must exist among these quantities if the
system is to operate properly regardless of the number of memory elements that change
their states simultaneously. First of all, the inputs to the combinational circuit from
the memory must not change while the CP is on:
TDl(1 - ED1) + TD2(1 - ED2) > Tc(1 + Ec) (1)
Furthermore, the outputs of the D 1 elements must change before the CP ends (if they
are to change at all):
TDI(1 + ED1) < Tc(1 - E c )  (2)
Finally, enough time must be allowed between the leading edges of successive CP's to
permit the effects of changes of state while the first CP is on to emerge from the appro-
priate D 's before the next CP starts:
TDI(1 + E+) + TD2(1 + ED2) < Tp (3)
In designing this kind of system it is necessary to find TD2
, 
Tc, and Tp as functions
of TD1 and to determine the estimated tolerances. Generally, it is desirable to mini-
mize Tp so as to maximize the operating speed, which would indicate that the equality
sign should be used in Eq. 3. Next, solve Eq. 1 for TD2 to obtain
Tc(1 + E c ) - TDl (1 - ED1 (4)
D2 1 - E (4)
The equality sign in Eq. 4 minimizes TD2 , which is a necessary step in minimizing
Tp, as shown by Eq. 3. Substituting Eq. 4 in Eq. 3 and simplifying the new expression
yields
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2(ED1 - ED2) (1 + ED2)(1 + Ec)
T = ED T + 1T (5)p 1-ED2 D1 1 - ED2 c
This in turn shows that Tc should also be made as small as the constraint of Eq. 2 will
allow. Substituting that minimum value in Eq. 5 reveals that the smallest allowable T
is equal to an unpleasant-looking, positive constant multiplied by TD1. Thus TD1 should
be minimized; and T c, TD2, and Tp can be found by successive substitutions in Eq. 2
(using the equality sign), Eq. 4, and Eq. 3 (using the equality sign), respectively.
To take an example, suppose that D 1 is conservatively estimated to lie between
0.06 psec and 0.14 psec. Then TD1 =(0.06+0.14)/2 = 0.1 sec, and ED1 = (0. 1 -0. 6)/0. 1
= 0.4 psec. Furthermore, let us assume that D 2 can be constructed to operate reliably
with a tolerance of +20 per cent and that deviations in the clock pulsewidth can be
held within +15 per cent. Then ED2 = 0. 2, and E c = 0.15. From Eq. 2 we find
Tc = [(1 + EDI)T D1/1 - Ec = 0. 165 Lsec. Equation 4 and the previous result indi-
cate that TD 2 should equal 0. 163 sec; combining these results with Eq. 3 yields
T = 0. 34 p sec.
P
Thus we find that the maximum operating rate of this system would be obtained by
using a value of 0. 163 psec for D 2 and a clock source that produced pulses 0. 165 1 sec
in width at a rate never exceeding one every 0. 34 Isec.
S. H. Unger
115
